De-activate the clock enable (CE) inputs of both shift registers.

Apply the four desired bits (logic levels) to the D0 through D3 inputs of the left-hand shift register.

Briefly activate the parallel load (PL) input of the left-hand shift register.

Activate the clock enable (CE) inputs of both shift registers simultaneously for four clock pulses.